Impacts of Power Level on Parasitic Capacitance in Copper-Foiled Medium-Voltage Inductors
ID:111
Submission ID:25 View Protection:ATTENDEE
Updated Time:2021-07-21 20:06:16 Hits:412
Oral Presentation
Start Time:Pending (Asia/Shanghai)
Duration:Pending
Session:[No Session] » [No Session Block]
No files
Abstract
Copper-foiled inductors are widely used in high-power applications. It is known that the parasitic capacitance in the inductor limits the best performance of wide-band-gap devices. Especially in copper-foiled medium-voltage inductors, the parasitic capacitance is larger due to the extensive interleaving area, extra insulation, and a larger number of turns. This digest is aimed at investigating the impacts of power level on parasitic capacitance in copper-foiled medium voltage inductors, where the power is scaled from 50 kW to 2 MW. Three different scaling laws will be discussed in the digest, which can provide design guidelines for future high-power copper-foiled inductors.
Keywords
Parasitic capacitance,copper foil,inductor,power level
Comment submit